244 lines
27 KiB
INI
244 lines
27 KiB
INI
|
[info]
|
||
|
|
drivername=PSTAT
|
||
|
|
symbolfile=p5ctrnam.h
|
||
|
|
|
||
|
|
[languages]
|
||
|
|
009=English
|
||
|
|
|
||
|
|
[text]
|
||
|
|
PENTIUM_009_NAME=Pentium
|
||
|
|
PENTIUM_009_HELP=Pentium counters measure data from the Pentium processor.
|
||
|
|
DATA_READ_009_NAME=Data Read/sec
|
||
|
|
DATA_READ_009_HELP=Counts memory data reads (internal data cache hit and miss combined); I/O is not included. The individual component reads for split cycles are counted individually. Data Memory Reads that are part of TLB miss processing are not included. These events may occur at a maximum of two per clock. To view this counter, in Pperf, select Data Read.
|
||
|
|
DATA_WRITE_009_NAME=Data Write/sec
|
||
|
|
DATA_WRITE_009_HELP= Counts memory data writes (internal data cache hit and miss combined); I/O is not included. The individual component writes for split cycles are counted individually. To view this counter, in Pperf, select Data Write.
|
||
|
|
DATA_TLB_MISS_009_NAME=Data TLB Miss/sec
|
||
|
|
DATA_TLB_MISS_009_HELP= Counts the number of times data was sought in the data cache translation look-aside buffer, but not found there. To view this counter, in Pperf, select Data TLB miss.
|
||
|
|
DATA_READ_MISS_009_NAME=Data Read Miss/sec
|
||
|
|
DATA_READ_MISS_009_HELP= Counts memory read operations that miss the internal data cache. It includes cacheable and non-cacheable reads. Data reads that are included in TLB miss processing and reads directed to I/O spaces are not included. To view this counter, in Pperf, select Data Read Miss.
|
||
|
|
DATA_WRITE_MISS_009_NAME=Data Write Miss/sec
|
||
|
|
DATA_WRITE_MISS_009_HELP=Counts memory write operations that miss the internal data cache. It includes cacheable and non-cacheable writes. Data writes that are included in TLB miss processing and writes to I/O spaces are not included. To view this counter, in Pperf, select Data Write Miss.
|
||
|
|
WRITE_HIT_TO_ME_LINE_009_NAME=Write Hit To M/E Line/sec
|
||
|
|
WRITE_HIT_TO_ME_LINE_009_HELP=Counts the number of write hits to exclusive or modified lines in the data cache. (These are the writes which can be held up if EWBE# is inactive.) This may occur at a maximum of two per clock. To view this counter, in Pperf, select Write hit to M/E line.
|
||
|
|
DATA_CACHE_LINE_WB_009_NAME=Data Cache Line WB/sec
|
||
|
|
DATA_CACHE_LINE_WB_009_HELP=Counts all changed ("dirty") lines written back to disk, regardless of the cause. Replacements and internal and external snoops can cause writebacks and are counted. To view this counter, in Pperf, select Data Cache line WB.
|
||
|
|
DATA_CACHE_SNOOPS_009_NAME=Data Cache Snoops/sec
|
||
|
|
DATA_CACHE_SNOOPS_009_HELP= Counts accepted external snoops whether they hit the code or data cache, or miss both. Internal snoops and assertions of EADS# outside of the sampling interval are not counted. To view this counter, in Pperf, select Data Cache snoops.
|
||
|
|
DATA_CACHE_SNOOP_HITS_009_NAME=Data Cache Snoop Hits/sec
|
||
|
|
DATA_CACHE_SNOOP_HITS_009_HELP= Counts accepted external snoops that hit the data cache, the data line fill buffer, or one of the write back buffers. Cache misses, code cache hits, internal snoops, and assertions of EADS# outside of the sampling interval are not counted.To see this counter use the pperf application to select 'Data Cache snoop hits'.
|
||
|
|
MEMORY_ACCESSES_IN_PIPES_009_NAME=Memory Accesses In Pipes/sec
|
||
|
|
MEMORY_ACCESSES_IN_PIPES_009_HELP=Counts data memory reads and writes which are paired in the pipeline. These accesses are not necessarily run in parellel due to events such as cache misses and bank conflicts. To view this counter, in Pperf, select Memory Accesses in pipes.
|
||
|
|
BANK_CONFLICTS_009_NAME=Bank Conflicts/sec
|
||
|
|
BANK_CONFLICTS_009_HELP=Counts the actual number of bank conflicts. To view this counter, in Pperf, Bank conflicts.
|
||
|
|
MISADLIGNED_DATA_REF_009_NAME=Misaligned Data Refs/sec
|
||
|
|
MISADLIGNED_DATA_REF_009_HELP=Counts memory and I/O reads and writes that are misaligned. A two-byte or four-byte access is misaligned when it crosses an eight-byte boundary. Ten-byte accesses are treated as two separate accesses; one of eight bytes and one of two bytes. To view this counter, in Pperf, select Misaligned data refs.
|
||
|
|
CODE_READ_009_NAME=Code Read/sec
|
||
|
|
CODE_READ_009_HELP=Counts all reads of instructions. To view this counter, in Pperf, select Code Read.
|
||
|
|
CODE_TLB_MISS_009_NAME=Code TLB Miss/sec
|
||
|
|
CODE_TLB_MISS_009_HELP=Counts failed attempts to read instructions from the code TLB. To view this counter, in Pperf, Code TLB miss.
|
||
|
|
CODE_CACHE_MISS_009_NAME=Code Cache Miss/sec
|
||
|
|
CODE_CACHE_MISS_009_HELP=Counts failed attempts to read instructions from the internal code cache, whether the read is cacheable or non-cacheable. Individual eight-byte cacheable instructions are not included. To view this counter, in Pperf, select Code cache miss.
|
||
|
|
SEGMENT_LOADS_009_NAME=Segment Loads/sec
|
||
|
|
SEGMENT_LOADS_009_HELP=Counts writes into any segment register, in real or protected mode, including the LDTR, CDTR, IDTR, and TR. Segment loads are caused by explicit segment register load instructions, far control transfers, and task switches. Far control transfers and task switches causing a privilege level change are counted twice. Interrupts and exceptions can initiate a far control transfer. To view this counter, in Pperf, select Segment loads.
|
||
|
|
BRANCHES_009_NAME=Branches/sec
|
||
|
|
BRANCHES_009_HELP=Counts taken and non-taken branches executed (not merely predicted), including taken conditional branches, jumps, calls, returns, hardware interrupts (including FLUSH#), software interrupts, interrupt returns, serializing instructions, some segment descriptor loads, and programmatic exceptions that invoke a trap or fault handler. To view this counter, in Pperf, select Branches.
|
||
|
|
BTB_HITS_009_NAME=BTB Hits/sec
|
||
|
|
BTB_HITS_009_HELP=Counts hits for instructions that are executed. To view this counter, in Pperf, select BTB hits.
|
||
|
|
TAKEN_BRANCH_OR_BTB_HITS_009_NAME=Taken Branches or BTB Hits/sec
|
||
|
|
TAKEN_BRANCH_OR_BTB_HITS_009_HELP=Counts taken branches or BTB Hits (or both). It consists of instructions that are either candidates for a space in the BTB or are already in the BTB. To view this counter, in Pperf, select Taken branch or BTB hits.
|
||
|
|
PIPELINE_FLUSHES_009_NAME=Pipeline Flushes/sec
|
||
|
|
PIPELINE_FLUSHES_009_HELP=Counts pipeline flushes. These can be caused by BTB misses on taken branches, mistaken predictions, exceptions, interrupts, and some segment descriptor loads. To view this counter, in Pperf, select Pipeline flushes.
|
||
|
|
INSTRUCTIONS_EXECUTED_009_NAME=Instructions Executed/sec
|
||
|
|
INSTRUCTIONS_EXECUTED_009_HELP=Counts instructions executed, including invocations of a fault handler, up to two per clock. To view this counter, in Pperf, select Instructions executed.
|
||
|
|
INSTRUCTIONS_EXECUTED_IN_VPIPE_009_NAME=Instructions Executed In vPipe/sec
|
||
|
|
INSTRUCTIONS_EXECUTED_IN_VPIPE_009_HELP=Counts the number of instructions executed in the v-pipe. This indicates the number of instructions that were paired. To view this counter, in Pperf, select Instructions executed in vpipe.
|
||
|
|
BUS_UTILIZATION_009_NAME=Bus Utilization (clks)/sec
|
||
|
|
BUS_UTILIZATION_009_HELP=Counts clocks while a bus is in progress, including HLDA, AHOLD, and BOFF# clocks. To view this counter, in Pperf, select Bus utilization (clks).
|
||
|
|
PIPE_STALLED_ON_WRITES_009_NAME=Pipe Stalled On Writes (clks)/sec
|
||
|
|
PIPE_STALLED_ON_WRITES_009_HELP=Counts the number of clocks that occur while the internal pipline is stalled due to full write buffers. Stalls on I/O operations are not included. To view this counter, in Pperf, select Pipe stalled on writes (clks).
|
||
|
|
PIPE_STALLED_ON_READ_009_NAME=Pipe Stalled On Read (clks)/sec
|
||
|
|
PIPE_STALLED_ON_READ_009_HELP=Counts the number of clocks that occur while the internal pipeline is stalled waiting for a data memory read. This includes TLB miss processing, and attempts to read that are not bypassed while a line is being filled. To view this counter, in Pperf, select Pipe stalled on read (clks).
|
||
|
|
STALLED_WHILE_EWBE_009_NAME=Stalled While EWBE#/sec
|
||
|
|
STALLED_WHILE_EWBE_009_HELP=To see this counter use the pperf application to select 'Stalled while EWBE#'.
|
||
|
|
LOCKED_BUS_CYCLE_009_NAME=Locked Bus Cycle/sec
|
||
|
|
LOCKED_BUS_CYCLE_009_HELP=Counts LOCK prefixes and instructions, Page Table updates, Descriptor Table updates, and the read portion of the Locked Read-Modify_Write instruction. Split Locked cycles (SCYC active) are counted as two separate accesses, but cycles restarted due to BOFF# are not counted again. To view this counter, in Pperf, select Locked bus cycle.
|
||
|
|
IO_RW_CYCLE_009_NAME=I/O R/W Cycle/sec
|
||
|
|
IO_RW_CYCLE_009_HELP=Counts read and write bus cycles to I/O space. Misaligned I/O accesses are counted twice, but cycles restarted due to BOFF# are not counted again. To view this counter, in Pperf, select IO r/w cycle.
|
||
|
|
NON_CACHED_MEMORY_REF_009_NAME=Non-Cached Memory Ref/sec
|
||
|
|
NON_CACHED_MEMORY_REF_009_HELP=Counts non-cacheable instruction or data memory read bus cycles, including read cycles caused by TLB misses. It does not include read cycles to I/O space; these are included in the counter I/O R/W Cycle. To view this counter, in Pperf, select non_cached memory ref.
|
||
|
|
PIPE_STALLED_ON_ADDR_GEN_009_NAME=Pipe Stalled On Addr Gen (clks)/sec
|
||
|
|
PIPE_STALLED_ON_ADDR_GEN_009_HELP=Counts the number of clocks that occur while the pipeline is stalled due to an address generation interlock (AGI). (AGIs occur when the instruction in the execute stage of the U or V pipeline is writing to the index or base address register of an instruction in the D2 (address generation) stage of the U or V pipeline. An AGI occurring in both the U and V pipeline during the same clock is counted twice. To view this counter, in Pperf, select Pipe stalled on addr gen (clks).
|
||
|
|
FLOPS_009_NAME= FLOPs/sec
|
||
|
|
FLOPS_009_HELP=Counts the number of floating point operations in each second, including adds, subtracts, multiplies, divides, remainders and square roots. Instructions consisting of multiple operations will trigger the counter once for each operation. Instructions for invalid operations, such as dividing by zero and negative square roots, and for special operations and stack exceptions are not counted. Instructions generating other floating point exceptions are counted. Also, integer multiply instructions which share the floating point multiplier are counted. To view this counter, in Pperf, select FLOPs.
|
||
|
|
DR0_009_NAME=Debug Register 0
|
||
|
|
DR0_009_HELP=Counts breakpoint matches (signals driven on the BP[3:0] pins) on the DR0 register. If programmed, the counter will be incremented for each breakpoint match, regardless of whether the breakpoints are enabled. To view this counter, in Pperf, select Debug Register 0.
|
||
|
|
DR1_009_NAME=Debug Register 1
|
||
|
|
DR1_009_HELP= Counts breakpoint matches (signals driven on the BP[3:0] pins) on the DR1 register. If programmed, the counter will be incremented for each breakpoint match, regardless of whether the breakpoints are enabled. To view this counter, in Pperf, select Debug Register 1.
|
||
|
|
DR2_009_NAME=Debug Register 2
|
||
|
|
DR2_009_HELP= Counts breakpoint matches (signals driven on the BP[3:0] pins) on the DR2 register. If programmed, the counter will be incremented for each breakpoint match, regardless of whether the breakpoints are enabled. To view this counter, in Pperf, select Debug Register 2.
|
||
|
|
DR3_009_NAME=Debug Register 3
|
||
|
|
DR3_009_HELP= Counts breakpoint matches (signals driven on the BP[3:0] pins) on the DR3 register. If programmed, the counter will be incremented for each breakpoint match, regardless of whether the breakpoints are enabled. To view this counter, in Pperf, select Debug Register 3.
|
||
|
|
INTERRUPTS_009_NAME=Interrupts/sec
|
||
|
|
INTERRUPTS_009_HELP=Counts taken INTR and NMI hardware interrupts only. To view this counter, in Pperf, select interrupts.
|
||
|
|
DATA_RW_009_NAME=Data Reads & Writes/sec
|
||
|
|
DATA_RW_009_HELP=To view this counter, in pperf, select 'Data R/W'.
|
||
|
|
DATA_RW_MISS_009_NAME=Data R/W Miss/sec
|
||
|
|
DATA_RW_MISS_009_HELP=To view this counter, in pperf, select 'Data R/W miss'.
|
||
|
|
PCT_DATA_READ_MISS_009_NAME=% Data Cache Read Misses
|
||
|
|
PCT_DATA_READ_MISS_009_HELP=Displays the ratio of Data Cache Read Misses to the total number of Data Reads as a percentage. To view this counter, in pperf, select both 'Data Read' and 'Data Read miss'.
|
||
|
|
PCT_DATA_WRITE_MISS_009_NAME=% Data Cache Write Misses
|
||
|
|
PCT_DATA_WRITE_MISS_009_HELP=Displays the ratio of Data Cache Write Misses to the total number of Data Writes as a percentage. To view this counter, in pperf, select both 'Data Write' and 'Data Write miss'.
|
||
|
|
PCT_DATA_RW_MISS_009_NAME=% Data Cache Misses
|
||
|
|
PCT_DATA_RW_MISS_009_HELP=Displays the ratio of Data Reads and Writes that missed the cache to the total number of reads and writes as a percentage. To view this counter, in pperf, select both 'Data R/W' and 'Data R/W miss'.
|
||
|
|
PCT_DATA_TLB_MISS_009_NAME=% Data TLB Misses
|
||
|
|
PCT_DATA_TLB_MISS_009_HELP=Displays the ratio of Data Reads and writes to the Translation Lookaside Buffer Misses as a percentage. To view this counter, in pperf, select both 'Data R/W' and 'Data TLB miss'.
|
||
|
|
PCT_DATA_SNOOP_HITS_009_NAME=% Data Snoop Hits
|
||
|
|
PCT_DATA_SNOOP_HITS_009_HELP=Displays the ratio of Data Cache Snoop Hits to the total number of Data Cache Snoops as a percentage. To view this counter, in pperf, select both 'Data cache snoops' and 'Data cache snoop hits'.
|
||
|
|
PCT_CODE_READ_MISS_009_NAME=% Code Cache Misses
|
||
|
|
PCT_CODE_READ_MISS_009_HELP=Displays the ratio of Code Cache Misses to the total number of Code reads as a percentage. To view this counter, in pperf, select both 'Code Read' and 'Code cache miss'.
|
||
|
|
PCT_CODE_TLB_MISS_009_NAME=% Code TLB Misses
|
||
|
|
PCT_CODE_TLB_MISS_009_HELP=Displays the ration of Code TLB Misses to the total number of Code Reads as a percentage. To view this counter, in pperf, select both 'Code Read' and 'Code TLB miss'.
|
||
|
|
PCT_BTB_HITS_009_NAME=% Branch Target Buffer Hits
|
||
|
|
PCT_BTB_HITS_009_HELP=Displays the ratio of Branch Target Buffer Hits to the total number of Branches as a percentage. To view this counter, in pperf, select both 'Branches' and 'BTB hits'.
|
||
|
|
PCT_VPIPE_INST_009_NAME=% V-Pipe Instructions
|
||
|
|
PCT_VPIPE_INST_009_HELP=Displays the ratio of instructions executed from the V-Pipe to the total number of instructions executed as a percentage. To view this counter, in pperf, select both 'Instructions executed' and 'Instructions executed in vpipe'.
|
||
|
|
PCT_BRANCHES_009_NAME=% Branches
|
||
|
|
PCT_BRANCHES_009_HELP=Displays the ratio Branches taken to the total number of instructions executed as a percentage. To view this counter,in pperf, select both 'Instructions executed' and 'Branches'.
|
||
|
|
|
||
|
|
P6_LD_BLOCKS_009_NAME=Store buffer blocks/sec
|
||
|
|
P6_LD_BLOCKS_009_HELP=Number of store buffer block per second. To view this counter, in Pperf, select Store buffer blocks.
|
||
|
|
P6_SB_DRAINS_009_NAME=Store buffer drain cycles/sec
|
||
|
|
P6_SB_DRAINS_009_HELP=Number of store buffer drains cycles per second. To view this counter, in Pperf, select Store buffer drain cycles.
|
||
|
|
P6_MISALIGN_MEM_REF_009_NAME=Misaligned data refs/sec
|
||
|
|
P6_MISALIGN_MEM_REF_009_HELP=Number of misaligned data memory references per second To view this counter, in Pperf, select Misaligned data refs.
|
||
|
|
P6_SEGMENT_REG_LOADS_009_NAME=Segment loads/sec
|
||
|
|
P6_SEGMENT_REG_LOADS_009_HELP=Number of segment register loads per second. To view this counter, in Pperf, select Segment loads.
|
||
|
|
P6_FP_COMP_OPS_EXE_009_NAME=FLOPs (computational) executed/sec
|
||
|
|
P6_FP_COMP_OPS_EXE_009_HELP=Number of computational floating point operations executed per second. To view this counter, in Pperf, select FLOPs (computational) executed.
|
||
|
|
P6_FP_ASSIST_009_NAME=FP exceptions handled by ucode
|
||
|
|
P6_FP_ASSIST_009_HELP=Number of floating point exception cases handled by microcode per second. To view this counter, in Pperf, select FP exceptions handled by ucode.
|
||
|
|
P6_MUL_009_NAME=Multiplies/sec
|
||
|
|
P6_MUL_009_HELP=Number of multiplies per second. To view this counter, in Pperf, select Multiplies.
|
||
|
|
P6_DIV_009_NAME=Divides/sec
|
||
|
|
P6_DIV_009_HELP=Number of divides per second. To view this counter, in Pperf, select Divides.
|
||
|
|
P6_CYCLES_DIV_BUSY_009_NAME=Divider busy cycles/sec
|
||
|
|
P6_CYCLES_DIV_BUSY_009_HELP=Number of cycles the divider is busy per second. To view this counter, in Pperf, select Divider busy cycles.
|
||
|
|
P6_L2_ADS_009_NAME=L2 address stobes/sec
|
||
|
|
P6_L2_ADS_009_HELP=Number of L2 address strobes per second. To view this counter, in Pperf, select L2 address stobes.
|
||
|
|
P6_L2_DBUS_BUSY_009_NAME=L2 data bus busy cycles/sec
|
||
|
|
P6_L2_DBUS_BUSY_009_HELP=Number of cycles in which the data bus is busy per second. To view this counter, in Pperf, select L2 data bus busy cycles.
|
||
|
|
P6_L2_DBUS_BUSY_RD_009_NAME=L2 data bus to cpu busy cycles/sec
|
||
|
|
P6_L2_DBUS_BUSY_RD_009_HELP=Number of cycles in which the data bus is busy transfering data from L2 to the processor per second. To view this counter, in Pperf, select L2 data bus to cpu busy cycles.
|
||
|
|
P6_L2_LINES_IN_009_NAME=L2 lines allocated/sec
|
||
|
|
P6_L2_LINES_IN_009_HELP=Number of lines allocated in the L2 per second. To view this counter, in Pperf, select L2 lines allocated.
|
||
|
|
P6_L2_M_LINES_IN_009_NAME=L2 lines M state/sec
|
||
|
|
P6_L2_M_LINES_IN_009_HELP=Number of modified lines allocated in the L2 per second. To view this counter, in Pperf, select L2 lines M state.
|
||
|
|
P6_L2_LINES_OUT_009_NAME=L2 lines removed/sec
|
||
|
|
P6_L2_LINES_OUT_009_HELP=Number of lines removed from the L2 for any reason per second. To view this counter, in Pperf, select L2 lines removed.
|
||
|
|
P6_L2_M_LINES_OUT_009_NAME=L2 lines M state removed/sec
|
||
|
|
P6_L2_M_LINES_OUT_009_HELP=Number of Modified lines removed from the L2 for any reason per second. To view this counter, in Pperf, select L2 lines M state removed.
|
||
|
|
P6_L2_IFETCH_009_NAME=L2 instruction fetches/sec
|
||
|
|
P6_L2_IFETCH_009_HELP=Number of L2 instruction fetches per second. To view this counter, in Pperf, select L2 instruction fetches.
|
||
|
|
P6_L2_LD_009_NAME=L2 data loads/sec
|
||
|
|
P6_L2_LD_009_HELP=Number of L2 data loads per second. To view this counter, in Pperf, select L2 data loads.
|
||
|
|
P6_L2_ST_009_NAME=L2 data stores/sec
|
||
|
|
P6_L2_ST_009_HELP=Number of L2 data stores per second. To view this counter, in Pperf, select L2 data stores.
|
||
|
|
P6_L2_RQSTS_009_NAME=L2 requests/sec
|
||
|
|
P6_L2_RQSTS_009_HELP=Total number of L2 requests per second. To view this counter, in Pperf, select L2 requests.
|
||
|
|
P6_DATA_MEM_REFS_009_NAME=Data memory references/sec
|
||
|
|
P6_DATA_MEM_REFS_009_HELP=Total number of all memory references, both cacheable and non-cacheable per second. To view this counter, in Pperf, select Data memory references.
|
||
|
|
P6_DCU_LINES_IN_009_NAME=DCU lines allocated/sec
|
||
|
|
P6_DCU_LINES_IN_009_HELP=Number of total lines allocated in the DCU per second. To view this counter, in Pperf, select DCU lines allocated.
|
||
|
|
P6_DCU_M_LINES_IN_009_NAME=DCU M state lines allocated/sec
|
||
|
|
P6_DCU_M_LINES_IN_009_HELP=Number of M state lines allocated in the DCU per second. To view this counter, in Pperf, select DCU M state lines allocated.
|
||
|
|
P6_DCU_M_LINES_OUT_009_NAME=DCU M state lines evicted/sec
|
||
|
|
P6_DCU_M_LINES_OUT_009_HELP=Number of M state lines evicted from the DCU per second. This includes evictions via snoop HITM, intervention or replacement. To view this counter, in Pperf, select DCU M state lines evicted.
|
||
|
|
P6_DCU_MISS_OUTSTANDING_009_NAME=Weighted DCU misses outstd/sec
|
||
|
|
P6_DCU_MISS_OUTSTANDING_009_HELP=Weighted number of cycles while a DCU miss is outstanding per second. To view this counter, in Pperf, select Weighted DCU misses outstd.
|
||
|
|
P6_BUS_REQ_OUTSTANDING_009_NAME=Bus requests outstanding/sec
|
||
|
|
P6_BUS_REQ_OUTSTANDING_009_HELP=Number of bus requests outstanding per second. To view this counter, in Pperf, select Bus requests outstanding.
|
||
|
|
P6_BUS_BNR_DRV_009_NAME=Bus BNR pin drive cycles/sec
|
||
|
|
P6_BUS_BNR_DRV_009_HELP=Number of bus clock cycles that this processor is driving the BNR pin per second. To view this counter, in Pperf, select Bus BNR pin drive cycles.
|
||
|
|
P6_BUS_DRDY_CLOCKS_009_NAME=Bus DRDY asserted clocks/sec
|
||
|
|
P6_BUS_DRDY_CLOCKS_009_HELP=Number of clocks in which DRDY is asserted per second. To view this counter, in Pperf, select Bus DRDY asserted clocks.
|
||
|
|
P6_BUS_LOCK_CLOCKS_009_NAME=Bus LOCK asserted clocks/sec
|
||
|
|
P6_BUS_LOCK_CLOCKS_009_HELP=Number of clocks in which LOCK is asserted per second. To view this counter, in Pperf, select Bus LOCK asserted clocks.
|
||
|
|
P6_BUS_DATA_RCV_009_NAME=Bus clocks receiving data/sec
|
||
|
|
P6_BUS_DATA_RCV_009_HELP=Number of bus clock cycles that this processor is receiving data per second. To view this counter, in Pperf, select Bus clocks receiving data.
|
||
|
|
P6_BUS_TRANS_BRD_009_NAME=Bus burst read transactions/sec
|
||
|
|
P6_BUS_TRANS_BRD_009_HELP=Number of Burst Read transactions per second. To view this counter, in Pperf, select Bus burst read transactions.
|
||
|
|
P6_BUS_TRANS_RFO_009_NAME=Bus read for ownership trans/sec
|
||
|
|
P6_BUS_TRANS_RFO_009_HELP=Number of Read For Ownership transactions per second. To view this counter, in Pperf, select Bus read for ownership trans.
|
||
|
|
P6_BUS_TRANS_WB_009_NAME=Bus writeback transactions/sec
|
||
|
|
P6_BUS_TRANS_WB_009_HELP=Number of Write Back transactions per second. To view this counter, in Pperf, select Bus writeback transactions.
|
||
|
|
P6_BUS_TRANS_IFETCH_009_NAME=Bus instruction fetches/sec
|
||
|
|
P6_BUS_TRANS_IFETCH_009_HELP=Number of Instruction Fetch transactions per second. To view this counter, in Pperf, select Bus instruction fetches.
|
||
|
|
P6_BUS_TRANS_INVAL_009_NAME=Bus invalidate transactions/sec
|
||
|
|
P6_BUS_TRANS_INVAL_009_HELP=Number of Invalidate transactions per second. To view this counter, in Pperf, select Bus invalidate transactions.
|
||
|
|
P6_BUS_TRANS_PWR_009_NAME=Bus partial write transactions/sec
|
||
|
|
P6_BUS_TRANS_PWR_009_HELP=Number of Partial Write transactions per second. To view this counter, in Pperf, select Bus partial write transactions.
|
||
|
|
P6_BUS_TRANS_P_009_NAME=Bus partial transactions/sec
|
||
|
|
P6_BUS_TRANS_P_009_HELP=Number of Partial transactions per second. To view this counter, in Pperf, select Bus partial transactions.
|
||
|
|
P6_BUS_TRANS_IO_009_NAME=Bus IO transactions/sec
|
||
|
|
P6_BUS_TRANS_IO_009_HELP=Number of I/O transations per second. To view this counter, in Pperf, select Bus IO transactions.
|
||
|
|
P6_BUS_TRANS_DEF_009_NAME=Bus deferred transactions/sec
|
||
|
|
P6_BUS_TRANS_DEF_009_HELP=Number of Deferred transactions. To view this counter, in Pperf, select Bus deferred transactions.
|
||
|
|
P6_BUS_TRANS_BURST_009_NAME=Bus burst transactions (total)/sec
|
||
|
|
P6_BUS_TRANS_BURST_009_HELP=Number of Burst transactions per second. To view this counter, in Pperf, select Bus burst transactions (total).
|
||
|
|
P6_BUS_TRANS_MEM_009_NAME=Bus memory transactions (total)/sec
|
||
|
|
P6_BUS_TRANS_MEM_009_HELP=Number of memory transactions per second. To view this counter, in Pperf, select Bus memory transactions (total).
|
||
|
|
P6_BUS_TRANS_ANY_009_NAME=Bus all transactions/sec
|
||
|
|
P6_BUS_TRANS_ANY_009_HELP=Total number of all transactions per second. To view this counter, in Pperf, select Bus all transactions.
|
||
|
|
P6_CPU_CLK_UNHALTED_009_NAME=CPU was not HALTED cycles/sec
|
||
|
|
P6_CPU_CLK_UNHALTED_009_HELP=Number of cycles for which the processor is not halted per second. To view this counter, in Pperf, select CPU was not HALTED cycles.
|
||
|
|
P6_BUS_HIT_DRV_009_NAME=Bus CPU drives HIT cycles/sec
|
||
|
|
P6_BUS_HIT_DRV_009_HELP=Number of bus clock cycles per second that this processor is driving the HIT pin, including cycles due to snoop stalls. To view this counter, in Pperf, select Bus CPU drives HIT cycles.
|
||
|
|
P6_BUS_HITM_DRV_009_NAME=Bus CPU drives HITM cycles/sec
|
||
|
|
P6_BUS_HITM_DRV_009_HELP=Number of bus clock cycles per second that this processor is driving the HITM pin, including cycles due to snoop stalls. To view this counter, in Pperf, select Bus CPU drives HITM cycles.
|
||
|
|
P6_BUS_SNOOP_STALL_009_NAME=Bus snoop stalled cycles/sec
|
||
|
|
P6_BUS_SNOOP_STALL_009_HELP=Number of clock cycles per second for which the bus is snoop stalled. To view this counter, in Pperf, select Bus snoop stalled cycles.
|
||
|
|
P6_IFU_IFETCH_009_NAME=Instruction fetches/sec
|
||
|
|
P6_IFU_IFETCH_009_HELP=Total number of instruction fetches per second, both cacheable and uncacheable. To view this counter, in Pperf, select Instruction fetches.
|
||
|
|
P6_IFU_IFETCH_MISS_009_NAME=Instrection fetch Misses/sec
|
||
|
|
P6_IFU_IFETCH_MISS_009_HELP=Total number of instruction fetch misses per second. To view this counter, in Pperf, select Instrection fetch Misses.
|
||
|
|
P6_ITLB_MISS_009_NAME=Instruction TLB misses/sec
|
||
|
|
P6_ITLB_MISS_009_HELP=Number of ITLB misses per second. To view this counter, in Pperf, select Instruction TLB misses.
|
||
|
|
P6_IFU_MEM_STALL_009_NAME=Inst fetch stalled cycles/sec
|
||
|
|
P6_IFU_MEM_STALL_009_HELP=The number of cycles per second that instruction fetch pipestage is stalled (includes cache misses, ITLB misses, ITLB faults and Victim Cache evictions.) To view this counter, in Pperf, select Inst fetch stalled cycles.
|
||
|
|
P6_ILD_STALL_009_NAME=Inst len decoder stalled cycles/sec
|
||
|
|
P6_ILD_STALL_009_HELP=Number of cycles per second for which the instruction length decoder is stalled. To view this counter, in Pperf, select Inst len decoder stalled cycles.
|
||
|
|
P6_RESOURCE_STALLS_009_NAME=Resource related stalls/sec
|
||
|
|
P6_RESOURCE_STALLS_009_HELP=Number of cycles per second for which there are resource related stalls. To view this counter, in Pperf, select Resource related stalls.
|
||
|
|
P6_INST_RETIRED_009_NAME=Instructions retired/sec
|
||
|
|
P6_INST_RETIRED_009_HELP=Number of instructions retired per second. To view this counter, in Pperf, select Instructions retired.
|
||
|
|
P6_FLOPS_009_NAME=FP compute opers retired/sec
|
||
|
|
P6_FLOPS_009_HELP=Number of computational floating point operations retired per second. To view this counter, in Pperf, select FP compute opers retired.
|
||
|
|
P6_UOPS_RETIRED_009_NAME=UOPs retired/sec
|
||
|
|
P6_UOPS_RETIRED_009_HELP=Number of UOPs retired per second. To view this counter, in Pperf, select UOPs retired.
|
||
|
|
P6_BR_INST_RETIRED_009_NAME=Branches retired/sec
|
||
|
|
P6_BR_INST_RETIRED_009_HELP=Number of branch instructions retired per second. To view this counter, in Pperf, select Branches retired.
|
||
|
|
P6_BR_MISS_PRED_RETIRED_009_NAME=Branch miss predictions retired/sec
|
||
|
|
P6_BR_MISS_PRED_RETIRED_009_HELP=Number of mispredicted branches retired per second. To view this counter, in Pperf, select Branch miss predictions retired.
|
||
|
|
P6_CYCLES_INT_MASKED_009_NAME=Interrupts masked cycles/sec
|
||
|
|
P6_CYCLES_INT_MASKED_009_HELP=Number of processor cycles per second for which interrupts are disabled. To view this counter, in Pperf, select Interrupts masked cycles.
|
||
|
|
P6_CYCLES_INT_PENDING_AND_MASKED_009_NAME=Int pending while masked cycles/sec
|
||
|
|
P6_CYCLES_INT_PENDING_AND_MASKED_009_HELP=Number of processor cycles per second for which interrupts are disabled and interrupts are pending. To view this counter, in Pperf, select Int pending while masked cycles.
|
||
|
|
P6_HW_INT_RX_009_NAME=Hardware interrupts received/sec
|
||
|
|
P6_HW_INT_RX_009_HELP=Number of hardware interrupts received per second. To view this counter, in Pperf, select Hardware interrupts received.
|
||
|
|
P6_BR_TAKEN_RETIRED_009_NAME=Taken branches retired/sec
|
||
|
|
P6_BR_TAKEN_RETIRED_009_HELP=Number of taken branchs retired per second To view this counter, in Pperf, select Taken branches retired.
|
||
|
|
P6_BR_MISS_PRED_TAKEN_RET_009_NAME=Taken branch miss pred retired/sec
|
||
|
|
P6_BR_MISS_PRED_TAKEN_RET_009_HELP=Number of taken mispredicted branchs retired per second. To view this counter, in Pperf, select Taken branch miss pred retired.
|
||
|
|
P6_INST_DECODED_009_NAME=Instructions decoded/sec
|
||
|
|
P6_INST_DECODED_009_HELP=Number of instructions decoded per second. To view this counter, in Pperf, select Instructions decoded.
|
||
|
|
P6_PARTIAL_RAT_STALLS_009_NAME=Partial register stalls/sec
|
||
|
|
P6_PARTIAL_RAT_STALLS_009_HELP=Number of cycles or events for partial stalls per second. To view this counter, in Pperf, select Partial register stalls.
|
||
|
|
P6_BR_INST_DECODED_009_NAME=Branches decoded/sec
|
||
|
|
P6_BR_INST_DECODED_009_HELP=Number of branch instructions decoded per second. To view this counter, in Pperf, select Branches decoded.
|
||
|
|
P6_BTB_MISSES_009_NAME= BTB misses/sec
|
||
|
|
P6_BTB_MISSES_009_HELP=Number of branchs per second that miss the BTB . To view this counter, in Pperf, select BTB misses.
|
||
|
|
P6_BR_BOGUS_009_NAME=Bogus branches/sec
|
||
|
|
P6_BR_BOGUS_009_HELP=Number of bogus branches per second. To view this counter, in Pperf, select Bogus branches.
|
||
|
|
P6_BACLEARS_009_NAME=BACLEARS Asserted/sec
|
||
|
|
P6_BACLEARS_009_HELP=Number of times BACLEAR is asserted per second. To view this counter, in Pperf, select BACLEARS Asserted.
|